DragonFly BSD
DragonFly users List (threaded) for 2006-06
[Date Prev][Date Next]  [Thread Prev][Thread Next]  [Date Index][Thread Index]

Re: Argh, Stray interrupts 2006


From: Danial Thom <danial_thom@xxxxxxxxx>
Date: Thu, 1 Jun 2006 11:18:21 -0700 (PDT)


--- Matthew Dillon <dillon@xxxxxxxxxxxxxxxxxxxx>
wrote:

>     A flood of stray irq 7 messages is
> typically indicative of a BIOS 
>     SMP configuration problem.  It usually
> means that the PIC is sending
>     EXT interrupt acknowledgement requests to
> several cpus at once (or
>     to one dual-core cpu), and the BIOS hasn't
> setup the hardware to
>     properly direct the interrupts to just one
> cpu pin.
> 
>     What happens is that one cpu acks the
> interrupt and clears the pending
>     bit, then the other cpu tries to ack the no
> longer pending interrupt
>     and gets the stray interrupt vector.  The
> stray interrupt vector is
>     typically an undocumented hardware vector
> number, usually 7 or 15.
>     Hence stray irq 7's.
> 
>     If you are running dual-core cpu's you can
> try adding this option to
>     work around the BIOS misconfiguration:
> 
>     options         CPU_AMD64X2_INTR_SPAM
> 
>     But it may not work on opterons.  The
> problem is most commonly on 
>     systems with DUAL-CORE cpu's and BIOSes
> that don't quite configure
>     them properly.

This is a single core 100-series opteron. I don't
have any dual-cores to test with at the moment.

Its basically a GENERIC kernel (1.5.3-PREVIEW)
with smp disabled.

DT

__________________________________________________
Do You Yahoo!?
Tired of spam?  Yahoo! Mail has the best spam protection around 
http://mail.yahoo.com 



[Date Prev][Date Next]  [Thread Prev][Thread Next]  [Date Index][Thread Index]